SYNOPSYS®

A Modern Solution for Analog/Mixed Signal Design

Suted Outside

Recent Trends in Al-Assisted AMS IC Design - Workshop

Marco Inglardi – Sr. Director Applications Engineering – AMS EMEA July 21st, 2025

Legal Disclosure

Synopsys Canfide

CONFIDENTIAL INFORMATION

The information contained in this presentation is the confidential and proprietary information of Synopsys. You are not permitted to disseminate or use any of the information provided to you in this presentation outside of Synopsys without prior written authorization.

IMPORTANT NOTICE

This presentation may include information related to Synopsys' future product or business plans. Such plans are as of the date of this presentation and subject to change. Synopsys is not obligated to update this presentation or develop the products with the features and/or functionality discussed in this presentation. Additionally, Synopsys' products and services may only be offered and purchased pursuant to an authorized quote and purchase order or a mutually agreed upon written contract.

FORWARD LOOKING STATEMENTS

This presentation may include certain statements including, but not limited to, Synopsys' financial targets, expectations and objectives; business and market outlook, business opportunities, strategies and technological trends; and more. These statements are made only as of the date hereof and subject to change. Actual results or events could differ materially from those anticipated in such statements due to a number of factors. Synopsys undertakes no duty to, and does not intend to, update any statement in this presentation, whether as a result of new information, future events or otherwise, unless required by law.

Agenda

- Custom Compiler Overview
 - Schematic Editing
 - Layout Editing
- PrimeWave Design Environment
- PrimeSim Simulation
- Migration Vigration ASO.ai: Design Optimization and Migration
- Cloud Solutions

Who I am

 Graduated in Microelectronics from University of Pavia with Prof. Franco Maloberti in 1996




MBA from SDA Bocconi School of Management in 2007



- EDA "Grand Slam", working in EDA since 1997
 - Mentor Graphics 1997-2000
 - Cadence Design Systems 2000-2021
 - Siemens EDA 2021-2023
 - Synopsys 2023-current




Synopsys Offers a Modern and Proven Analog Design Platform



100's of new designs/year

signal IP design team




Easy to adopt: Familiar use-model


200+ companies
3 of Top 5 HSIO IP





Modern Analog, RF and Mixed-Signal Design Solution

Fully Featured AMS Design Platform










Fusion technology for

Integrated signoff

Modern analog design platform, open for 3rd party integration

Open Custom Design Platform Ecosystem




^{*}Example Customer and Ecosystem tools for illustration

Python Programming with Custom Infrastructure


Modern programming in an open design platform

- Rich API library
- Native OA Python APIs
- 3rd-party Python libraries
 - Numpy
 - Pandas
 - Matplotlib etc.
- 3rd-party IDEs
 - Jupyter Notebook
 - VS Code




Schematic Productivity Features For Mixed Signal

Language Sensitive Text Editor



Cross-probing, back annotation, SRC/ERC to both text and schematic

AMS Visualization and Debug




Automatic interface elements creation for A2D, D2A, E2R and R2E in both schematic and text

utside


Schematic Debugging Capabilities

Transistor-level Circuit Analyzer



ERC, ESD & custom checks with schematic cross-probing, filtering and waiving


Power Domain Analyzer



Traces global nets through hierarchy Analyze & debug inherited connections

Schematic Thermal Map

utside





Thermal map annotations for operating points
Annotation propagation through hierarcy


OK Apply Cancel


Custom Compiler Design Solution

Productivity: Features to speedup layout design









Custom Compiler IC Validator Integration


Signoff DRC and LVS


Fast, high capacity

Multicore processing & multi-threading

Integrated with Custom Compiler

- Full cross-probing and debugging
- Runs directly on OA database
- VUE interface cross probe to schematic and layout
- OpenAccess native support





Custom Compiler StarRC Integration

Signoff Parasitic Extraction

Unified 3D fast field solver


- Integrated 3D extraction
- Near-linear multicore scalability


Gold-standard accuracy


- Interconnect and layout-dependent device parasitic extraction
- Symmetric net extraction accuracy

Integrated with Custom Compiler

- Browse layout parasitics
- Netlist-out for post-layout simulation
 - OA Extract view
 - BackAnnotation of parasitic to layout and schematic views








PrimeWave Design Environment Simulation Environment and Waveform Analysis

PrimeWave Design Environment A Modern and Open Simulation Environment

Comprehensive simulations and analyses flows

- Corner analysis with parameter sweeps
 - Focus on capacity and performance
- Statistical analysis
 - Monte Carlo with σ-amplification
- **Regression** Flow
- Design for Robustness
 - EMIR, Reliability, aging and fault analysis
- Complete RF and noise analyses
- Mixed-signal simulation
- 3DIC and Multi Technology Model support





Designed for PrimeSim, works with 3rd Party simulators




PrimeWave Design Environment


Analog, Mixed-Signal, RF Simulation and Analysis Environment









PrimeSim: Next Generation Circuit Simulation Technology



- Unified workflow of best-inclass simulation engines
- Modern and open design environment




- Proven for Analog & RF, 2 5X faster vs. competition
- 10X speedup with GPU (A100/H100) for post-layout




- DRAM PDN: 8X speedup on CPU; addl. 5X on GPUs
- SRAM Char.: 3X speedup for N3/N4



Industry's Only Proven GPU Accelerated SPICE Simulator





Robust Mixed-signal Verification for Higher Coverage istributed Outside

VCS PrimeSim AMS

VCS

Functional Verification

PrimeSim

SPICE and Fast SPICE Simulation

Fast

- **Direct Kernal** Integration (DKI)
- Multi-core scalability
- RTVS (Real-Time View Swapping)
- GPU acceleration

Flexible

- Comprehensive model support, Verilog-A, Verilog-AMS, SV, RNM
- Support for userdefined and predefined SV Nettypes, including VIZ

Low Power

- **Unified UPF** methodology for mixed-signal designs
- Easy configuration of power for Interface Elements/Connect Modules

Easy Debug

- Single FSDB file for AMS debug and waveform viewing
- Flexible save and restore capabilities
- Informative diagnostic reports


Advanced SoC

- Full-chip SoC verification
- Seamless connectivity between A/D
- Advanced analyses support: fault, rail, variation, and aging

Performance Acceleration Beyond Traditional Co-Simulation



- Real Time View Swapping (RTVS)
- Allow dynamic swapping between analog and digital views during simulation
- Provide flexibility to choose accuracy and performance



Testcase	Standard Co-Sim	RTVS	Speedup
Case 1	8.19 hr	1.34 hr	6.1x
Case 2	5 hr	1 hr	5x

Synopsys Confidential - Not To Be Distributed Outside Synopsys Confidential - Not To Be Distributed Outside

What's ASO.ai?


AI-Driven Analog Design Solutions


Supported by Leading Foundries


intel. SAMSUNG












2X – 4X Faster
Analog IP Node Migration

5X – 10X Faster

Analog Circuit Optimization

Accelerating Analog IP Migration with ASO.ai

ASO.ai Faster Time to Results: Analog IP Migration and Design Optimization




ASO.ai: Al-Driven Circuit Optimization

Multi-Objective Analog Design Space Optimization Solution



Dynamically learns through simulations experiments



Intelligently explore of an extremely large design space to quickly optimize analog circuits

Outside

Custom Compiler Design Platform

ASO.ai: Analog Design Migration Solution


Front-End **Design Porting**

> Layout Migration


Setup

- Devices and **Parameters** mapping
- Technology mapping
- Verify LVS
- SDL View (layout connectivity)

Schematic Porting



Optimization




ibuted Outside **Verifications**




Review

- Reports / Docs
- Layout compare




- Physical verification
- OA, GDS, DSPF


Source learning



Layout Migration



Layout Finishing




Custom Compiler Design Platform


ASO.ai: Analog Design Migration Solution

Source Design: Extraction

Constraints




Target Design: Generation



Synopsys Confidential - Not To Be Distributed Outside Synopsys Confidential - Not AMBEATION

SaaS: Software as a Service

ALL-IN-ONE BROWSER BASED EXPERIENCE



- Optimized Compute, Standardized Flows
- User and Project Management
- Provision Clusters and Schedule Jobs
- Pay-Per-Use and/or fixed term Cloud Subscription Licenses

APPS (point tools)

- Verification
- Timing Analysis
- Physical Verification
- Library Characterization
- Custom & Memory
 Verification (+ GPU!)


INSTANCES

(end-to-end flows)

- Analog Instance
- Digital Instance
- Verification Instance
- Photonic Instance

BYOC: Bring Your Own Cloud

Simplified use model





- Same use model with any choice of third-party cloud
- No license servers to manage for PPU tools
 - VCS/VIP, PrimeTime, IC Validator, PrimeSim
 - PrimeLib, StarRC, VC Formal, PrimeSim Reliability









Comprehensive Cloud Scaling







Up to 40% faster time to results

Up to 50% productivity improvement

Symopsys Cantidential No Thank you